ABSTRACT Major power consumption reduction will drive future design of technologies and architectures that will request less greedy devices and interconnect systems. The electronic market will be able to face an exponential growth thanks to the availability and feasibility of autonomous and mobile systems necessary to societal needs. The increasing complexity of high volume fabricated systems will be possible if we aim at zero intrinsic variability, and generalize 3-D integration of hybrid, heterogeneous technologies at the device, functional, and system levels. Weighing on the world energy saving balance will be possible and realistic by maximizing the energy efficiency of co-integrated low power and high performance logic and memory devices.The future of nanoelectronics will face the major concerns of being energy and variability efficient.
I. INTRODUCTION
Happy scaling of CMOS has ended one of its most unworried important phases, with the introduction of HiK with metal gate architectures. The reduction of gate leakage current in SiO 2 , while struggling to keeping MOSFET electrostatic integrity, was urged for the sake of energy efficiency: such an objective is the utmost priority for future nanoelectronics development and progress survival. Linear Scaling relied on the thinning of gate insulator and gate length reduction, and the possibility to the increase of channel doping [1] to control 2-dimensional short channel effects such as charge sharing and Drain Induced Barrier Lowering (D.I.B.L.). As a matter of fact, the trend using linear scaling which translated pragmatically Moore's law [2] , [3] is now broken: the gate insulator thickness and gate length could not be scaled forever by using the same materials. A revision of the materials composition and interfaces engineering, generation after generation, is now necessary. Struggling to keep electrostatic integrity beyond the 22 nm technology nodes, requested to introduce new alternative CMOS based architectures, in order to cope with cost issues. Multigate devices have been studied worldwide for many years as best candidates: these architectures demonstrate the possibility to control electrostatic integrity by adjusting the channel body thickness [4] - [6] (Section III) without the needs to channel doping increase and down scaling of the gate insulator.
In front of these drastic changes many questions have been raised regarding the everlasting sustainability of CMOS technology scaling. That is the main reason why continued scaling has been questioned as a unique route for the future progress of nanolectronics and compared to alternative solutions that give a higher weight to application driven technologies. If we privilege a "technology push path", extreme scaling would result necessarily in atomic and molecular control in future fabrication processes and characterization,: zero intrinsic variability [6] would then have to be considered seriously (Section IV).
In order to respond the questions in a different way, alternative and complementary paths to linear scaling have been worked out by the nanoelectronics community to avoid "digital-only" based progress. The concept of More than Moore was introduced [7] , [8] to bring in devices that allowed functional diversification and interfacing with the outside world (sensors, actuators, RF, power devices, biochips, . . . ). These devices, such as sensors, do not necessarily need to be scaled linearly to prove azny imprtvement of theirn figures of merit. Nowadays, many projects worldwide assume the co-integration of More Moore (scalable CMOS) with More than Moore devices. The historical popularity of Nanoelectronics demands increased digital power: enabling these combinations, imposes to thinking of introducing the capabilities of 3D integration (Section V). By following this route and challenging energy efficient harvesting and storage at the system level, we can envisage future systems consuming zero power from an electric power distribution grid.
II. AIMING HARDLY AT AN ENERGY AND VARIABILITY EFFICIENT SUSTAINABLE WORLD
In the next decade, the fast growth of sectors supporting societal needs, such as health, communication, transport and energy, will strongly depend on Information and Communication Technologies (ICT) innovations: 25 % of the World Gross Domestic Product (WGDP) will rely on these developments by 2025. Nowadays, the consumption of data centers and the network represents a share higher than 3% of the total worldwide produced electricity. In industrialized countries, the proportion reaches more than 10% of the total electricity consumption. At least 2% of the global CO 2 [9] emission can be attributed to the ICT activity. In 2020, these figures would translate into a total power consumption of 30 GW and a total CO2 emission of 340 Millions of tons [9] . The ecological footprint impact needs to be addressed not only on the energy consumption side but also on the side of preservation of our planet ressources. "Spice metals" [10] and materials, such as rare earths and noble metals, used in the fabrication of today's electronic systems, might suffer from scarcity in the next decade. Sustainable recycling policies and possible challenging thermodynamically viable alternatives will need to be investigated. Replacement of technically relevant materials has become an eligible new research topic which will impact our future way of integrating sustainable development. The number of Internet information exchanges will be as high as zettabyte (10 21 ) in 2017 and will be multiplied by 3 in 5 years. Future computing technologies and architectures should aim at developing devices and interconnect systems, leading to power consumption reduction by a factor of 1000. In this context, it makes sense to aiming at global system level zero power consumption from a grid, while maximizing the Energy Efficiency for CMOS Logic and Memory devices, which can be combined to contribute to the energy saving balance. The exponential growth of the electronic market will be driven by the Internet of Things and Everything: Autonomous and Mobile systems for new societal needs will be the innovative emergent tools. These objects will embed more and more intelligence, increased complexity coupled to multifunctional capabilities, just as the smart phones are as first today's examples. A drastic reduction to zero power and zero intrinsic variability, hybrid, heterogeneous and 3D integration at the device, functional and system levels will consequently be needed, in order to match the low cost, high volume challenges. On one hand, we need to distinguish intrinsic variability from extrinsic variability. Intrinsic variability is linked to the variation in objects constituents, whereas extrinsic variability depends on external interactions. On another hand, we need to mention uncertainty, that is linked to the observation of measured physical quantities [11] .
In this paper, we will review the optional pathways leading to zero intrinsic variability and to future technologies, capable of drastic power consumption reduction, retrieving zero power from a grid at the system level. More specifically, this has been recently translated by major changes at the device architecture level. The reduction of random dopant fluctuations in CMOS transistors channels has lead to considering alternative devices architectures for future systems on chip. In a further scaling perspective, sub-8 nm transistors gate lengths fabrication will need to challenge zero intrinsic variability for Logic and Memory devices. In Section V, we propose a roadmap associating scalable devices (More Moore), diversification (More than Moore) and Beyond CMOS devices to meet the requirements of zero intrinsic variability and consuming zero power from a grid. The listed challenges and perspectives can be addressed if Energy and Variability Efficiency (E.V.E.) is taken as a major guideline.
III. DRASTIC REDUCTION OF VARIABILITY AND POWER CONSUMPTION BY THIN BODY DEVICES AND HETEROGENEOUS CO INTEGRATION
Electrostatic integrity of MOSFETs is highly dependent on gate insulator and channel body thicknesses [4] , [5] , [12] : it has been the motivation to the recent introduction of breakthroughs to pursue CMOS scaling. Whatever the architecture choice, FinFET or Fully Depleted Silicon On Insulator (FDSOI), the elimination of channel doping requests the introduction and massive use of Fully Depleted architectures. Nevertheless, in the case of bulk based FinFET, two major features will make it less attractive compared to SOI: 1) the channel body thickness is fixed by a sublithographic patterning technique, which increases its cost; 2) an anti punchthrough implant is needed to prevent from bulk leakage [6] , which might affect threshold voltage variability by random dopant fluctuation [13] inside the channel area. That is why, Silicon On Insulator (SOI) is preferred for the long term. SOI based technology has proven its maturity by outreaching the most advanced bulk silicon platforms ( Fig. 1 ) [6] , [16] . Today, 300mm wafers featuring Ultra Thin Body and Buried Oxide (UTBBOx) can perform VOLUME 4, NO. 5, SEPTEMBER 2016 237 sub 10 nm silicon thickness with sub-nm dispersion control, surface roughness equivalent to state of the art bulk silicon. These features lead to already demonstrated record low variability [6] , [13] , [14] . SOI biaxially and uniaxially strained channels [13] - [17] can be tuned thanks to a proper process integration, which is equivalent or better than bulk technology in terms of cost. The integration of a single midgap metal gate is enough to offer sSOI/SiGeOI dual intentionnally un-doped n/p channels respectively. Further scaling demonstrates perfomance inscrease and power reduction compatible with record low leakage currents and superior threshold voltage (V T ) matching [16] (Fig. 2) . A dual gate last approach, will continue the improvement trend when necessary to obtaining a high overdrive [18] . The combination of body reduced parasitic capacitances with body biasing techniques [19] ( Fig. 3 ) bestows, on 28nm CMOS FDSOI complex circuits, improved energy efficiency and performance [16] , [18] , [19] as compared to bulk designs. Reliability tests including N and P Bias Temperature Instability (N and P BTI) and Hot Carrier Injection (HCI) demonstrate 10 years lifetime on the 28nm platform [20] and encouraging results on 14 nm devices [21] . Fully Depleted devices scaling is mainly based on channel thickness reduction. Keeping 3D materials properties would emphasize quantum confinement and band splitting [22] , which result in band gap increase. That translates into high sensitivity of materials electronic properties, such as [22] . In this example, Silicon n+ gate n channel MOSFET is considered. Quantum confinement dominates for the lowest thicknesses due to degeneracy and increase of material fundamental level [22] .
Low subthreshold slopes for High Energy Efficiency and devices characteristics tunability at reduced cost have been demonstrated on FDSOI devices down to 10 nm gate lengths [14] - [17] . For sub-8 nm transistors, multigate nanowires channels will be the only way to control unique electrostatic integrity [17] , [23] (Fig. 5 a,b) . The integration of stacked nanowires by a top down approach opens new opportunities to increase the CMOS device layout footprint as well as their energy efficiencies [23] , [24] (Fig. 5c) .
Reducing static power and increasing performance, while scaling the supply voltage V DD to sub-0.5V and reducing gate length to sub-5nm at the same time, will be very challenging. Tunnel Field Effect Transistors (TFET) on SiGexOI Nanowire channels could potentially meet those requirements: Band to Band Tunneling (BTBT) dominated transport demonstrated high Ion/Ioff ratios [25] , [26] together with subthreshold slopes of 35 mV/dec [27] . Thin 238 VOLUME 4, NO. 5, SEPTEMBER 2016
body devices have been difficult to integrate before the silicon agglomeration issue, appearing during the selective dual stressors epitaxial growth and salicidation process steps, was solved [18] , [28] . Getting rid of dopants in the contact and source drain regions, in order to reduce dopant fluctuations to zero, will be the next step at research and development level: band gap engineering of heterostructures is promising to form non-alloyed contacts [29] - [31] .
Memory hierarchy has been seriously reconsidered in the past 10 years, since Flash memories linear scaling is questioned by endurance and retention limitations. New devices such as Non Volatile Resistive Memories (RERAMs) including PCRAM CBRAM, OXRAM FeRAM, MRAM are capable of low voltage switching. They offer new perspectives to be embedded with logic devices and open new horizons, beyond simple data storage, to smart power management by the reduction of power, latency and access to reconfigurable programmable design architectures [32] (Fig 6) . Intermittent data storage can be distributed on chip as well as centralized in different memory arrays, to reduce delay and save energy. As well, temporary storage in a non-Volatile SRAM can be managed without battery backup to "immediate" data retrieval, which eases "instantly on" system applications. Finally, the low voltage and low power switching capabiltiés of ReRAMs, combined with their high density capabilities would allow to envisage highly energy efficient caches.The possible co-integration and co-design of Logic and low voltage switching Non Volatile Memories leverages the possibility to use massively reconfigurable functions for neuromorphic applications with PCRAM [33] (Fig. 7) and CBRAM [34] , power saving, programmable devices and building blocks of FPGAs with CBRAM [32] or MRAM [35] . Stochastic systems variations could be taken into account in auditory and visual cognitive applications [34] . 
IV. TOWARDS ZERO INTRINSIC VARIABILITY THROUGH NEW FABRICATION PARADYGMS
At the sub 8 nm level low dimensionality and ultimate effects need to be considered. As a matter of fact, the number of electrons required to switch a MOS transistor or program a memory cell will be in the range of 10 to less. The reduction of device dimension approaching molecular dimension requests to take into account the increasing weight of quantum confinement and stochastic phenomena. Few to single electrons phenomena can be evidenced at temperature closer to ambient. Large channel conductance fluctuations can be exploited for multivalued logic applications [29] . A single electron transistor can be used as a sensor of ionized single dopant (Fig. 8 ) [29] , [36] Stochastic dopant diffusion or trap assisted tunneling [27] in the channel could be weak points in the operation of these devices, that might affect their characteristics variability. That is why it makes sense to study VOLUME 4, NO. 5, SEPTEMBER 2016 239 deterministic doping techniques through different techniques aiming at the placement of single dopant atoms [37] - [39] ( Fig. 9) . These techniques are, by definition, promising to obtain zero intrinsic variability of the number of dopants. The development of these new technologies could enable the design of functions, which would classically request several devices, to be embedded in one device [40] : a single electron pump has been evidenced to be functional by the presence of 2 active dopants in a MOSFET channel. At the same scale, resistive memories will suffer from the variability of conduction paths formation. Deterministic crystalline clusters placement [41] (fig 9d) , in materials such as chalcogenides, would be a good solution to obtain near zero variability of conduction paths. The integration of 2D materials has been considered as a response to the quantum confinement issue, resulting from the body thickness scaling. In most of the cases single atomic sheet based materials demonstrate remarkable 2D transport properties. Atom-thick, hexagonally arranged 2D sheets such as graphene, hBN, silicene, germanene, layered oxides and chalcogenides (MoS 2 , WSe 2 , Bi 2 Se 3 , Bi 2 Te 3 ) and materials made from isolated atomic planes result in so called van der Walls heterostructures [42] are very good candidates for new applications, thanks to their optical and mechanical properties [43] , [44] (Fig 10a) . The strong dependence of the physical properties on the number of monolayers [44] , [45] appeals to zero intrinsic variability, in order to keep the remarkable properties of these materials (fig 10b) . Channel doping for V T adjustment has been suppressed with the adoption of Fully Depleted channels, but is still used to dope source and drain extensions. We mentioned (Fig 8 a,b,c) , that dopants could stochastically diffuse to the channel area from the extensions: a pseudo-roughness located at the edge of the extensions might enhance localized states assisted tunneling [6] . At the sub 10 nm channel level, this issue has to be considered seriously as a source of variability, if it is not controlled deterministically. That is why dopant less contacts and dual heterostructured extensions will be an interesting option in a process scheme requesting no alloying with the contact area [6] . Nevertheless, contact resistance can be an issue if a Schottky contact is obtained [30] , [46] , which would request the use of highly doped shallow extensions. A great interest is given to nonalloyed contact bandgap engineering, employing interfacial oxides [47] between the metal interconnect and the extension area (Fig. 11) . Patterning is at the center of concerns when variability issues have to be discussed: it is credited as a main cause to variability because critical dimensions in a circuit depend on the performance of combined variabilities of lithography 240 VOLUME 4, NO. 5, SEPTEMBER 2016 and etching. The main question regards the existence of patterning solutions that can lead to zero intrinsic variability. Direct Self-Assembly (DSA) using block co-polymers with high χ resists (Fig 12) [48] is the most popular candidate. By mix and matching this technique to optical or multibeam lithography, phase separation of polymers from a composite resist can be obtained: monodisperse high density patterns less than 10 nm have been proven (Fig. 12) . Scaling of Cu interconnect is also facing difficulties related to resistivity increase with Cu lines less than 20 nm wide [49] .
Carbon based materials have been proposed for Post Cu interconnect: CNTs bundles [50] or graphene nanoribbons associated to DSA [6] could offer monodisperse wiring capabilities. Grafting Cu 5+ on DNA molecules has been proposed to make single atom wide metallic strings [51] .
V. TOWARDS HYBRID, HETEROGENEOUS AND FULL 3D INTEGRATION
As early as 2002, the European Eureka initiatives, such as MEDEA+ or CATRENE, and later on ITRS, have been questioning the end of Moore's law. The main issue was whether progress in the field of Nanoelectronics was due to scaling only translating into Moore's law or if non CMOS devices (so-called More than Moore Diversification devices) such as sensors, actuators, passives, RF and power devices, etc. . . could draw the way to new progress laws comparable to Moore's law. More than Moore devices (RF or power devices for example) do not necessarily have to be scaled down to bring in progress and improve their figures of merit. Nevertheless, in some cases the association with complex read out circuit and performance improvement might profit by the association with CMOS. Then scaling of the new set might face an issue, because CMOS scales linearly whereas devices such NEMS, for example, do not. This is an open question to the future: there are as many answers as potential applications. One possibility has been proposed to address this hybrid route, by co-integrating with CMOS, nanowires and nanoribbons realized by a top-down approach: the result would be increased sensing capabilities and drastic power consumption reduction of integrated sensor micro/nanosystems. High resolution mass sensors have been demonstrated by co-integration of Nanoelectromechanical Systems(NEMS) based cantilevers with a CMOS readout circuit (Fig. 13a) [23] , [52] . Ultra-high resolution gas sensors featuring reduced power consumption and signal to noise /signal to background ratios, together with VOLUME 4, NO. 5, SEPTEMBER 2016 241 lower delay have been obtained thanks to the heterogeneous integration. Mechanical switches can advantageously be used to design adiabatic circuits architecture: power consumption as compared to CMOS could drastically be reduced thanks to low resistivity switches, based on graphene membranes [6] , [53] , [54] (Figure 13b ). Low pull-in/pull out voltages graphene nanoswitches have been demonstrated [55] with low pullin and pull out voltages capabilities (Fig 13c) . The increasing cost of optical lithography contributes to the questioning of CMOS density increase without linear scaling. Lithography wavelength scaling has drastically slowed down this route at the stage of EUV introduction. Several alternatives show up such as multi e-beam maskless lithography [56] or monolithic 3D integration [57] , [58] (Fig. 14) . In this latter option, unique opportunities can emerge to partition CMOS design, hybridize it with diversification type devices, such as memories [59] , [60] , sensors, actuators, imagers, . . . while reducing power consumption [58] . In a monolithic 3D architecture, hybridization and co-integration of new materials, such as Ge, III-V, 2D materials, over silicon is possible thanks to low temperature cold end processing [57] . The second strata (Fig. 14a) can integrate as well M/NEMS, Passives, etc. . . Low temperature dopant activation is a major challenge with this option: SOI substrates represent many advantages to reduce the possible interactions between dopants and defect or ion implant generated interstitials (Fig 14 b&c) . A CoolCube layout version has been proposed, that efficiently competes with a TSV approach (Fig. 14d ) [61] . High density 3D stacked cache memories are conceivable by the use of monolithic 3D (Fig. 15) : shorter distances between Logic blocks and cache will reduce power dissipation and access time drastically [60] resulting in a bandwidth improved by a factor of ten, at the highest clock frequencies. High density non volatile SRAM and neuromorphic, programmable architectures mentioned in Section III [32] - [34] could advantageously benefit from the record footprint merits of monolithic 3D integration. Figure 16 illustrates a Roadmap based on the UTBBOx architectures capable of matching the integration on a unique platform of scaled Low Power and High Performance CMOS (More Moore) and Diversification type devices (More than Moore) (Fig. 16 ). Besides the partitioning of memory design [62] , [63] , image sensors [64] , nanoelectromechanical systems [65] , [66] devices and other hybridizations with CMOS have demonstrated new improved capabilities. The monolithic 3D integration scheme, particularly in its CoolCube version, will be the most flexible approach to hybrid co-integration of materials (III-V, Carbon based, van der Walls type. . . ), devices (CMOS, MEMS/NEMS, passives, . . . ) and functions (partitioned CMOS and memories) thanks to its capabilities to manage low temperature final processing (middle to back end of line). In order to speed up these developments, their first proof of concept is usually addressed by using a packaging based approach, so called "parallel 3D": it benefits from devices or circuits already available on the shelf. Nevertheless, this approach has to clearly challenge performance against cost of test and packaging, case by case. Parallel 3D [6] , [67] - [70] (Fig 17) has shown capabilities to "cram more and more [69] . Major efforts are made towards flexible and biocompatible solutions [69] . The choice of the energy source harvested from the environment (Fig 18) depends mainly on the application: photovoltaics is far the most abundant way to harvest amounts of energy that could be usable for many usages. The problem becomes very complex when biocompatibility and environment friendliness are desired. Sources based on the enzymatic transformation of glucose are considered as serious candidates whereas storage densities of 596Ah/kg, 1 order magnitude higher than lithium based batteries have been reported [72] . Depending on applications specificities, 3D systems design and their packaging will constantly be challenged by power dissipation and reliability, particularly affected by the mastering of temperature distributions [6] , [67] .
VI. CONCLUSION
Scaling of CMOS to sub 7nm gate lengths will be possible thanks to Thin Films body based transistors. Process integration at that level will request zero intrinsic variability, by the introduction of emerging new materials and modules. Monodisperse features and objects will be used massively to meet the challenges. The use of 3D architectures at the device, functional and systems level will be generalized and become economically viable. The increase of complexity will thus be possible through the hybrid and heterogeneous co-integration on chip or in a package, which will enable autonomous systems requesting zero power from a grid. These new routes will have a significant impact on the global energy balance in a world driven by increasing complexity: Energy and Variability Efficiency (E.V.E.) will take on its full meaning.
